		<u> </u>			
Document Title	C101NWTG-1 Product information		Page No.	1/18	
Document No.	C101NWTG-1	Issue date		Revision	01

IVO Product Information

Product Name: M236MWF2

Note: 1. Please contact InforVision Company. Before designing your product based on this product.

2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by IVO for any intellectual property claims or other problems that may result from application based on the module described herein.

FQ-7-30-0-009-03D



Global LCD Panel Exchange Center www.panelook.com 屏库:全球液晶屏交易 InfoVision Optoelectronics (Kunshan) Co.,LTD.

Document Title	C101NWTG-1 Product information F		Page No.	2/18	
Document No.	C101NWTG-1	Issue date		Revision	01

Contents

•	I INTRODUCTION	•
2	2 GENERAL CHARACTERISTICS ······	
3	3 OUTLINE SIZE OF CELL	
4	4 CELL THICKNESS	
5	5 POLARIZER ATTACHMENT DIRECTION AND SIZE	
6	6 GATE COG CHIP/SOURCE FPC BONDING PAD LOCATION	1
	7 COG DIMENSION	Warner American
8	8 CELL ELECTRODE PIN ASSIGNMENT	13
9	9 V-T CURVE AND CF SPECTRUM ······	1:
10	10 VO REQUIREMENT DRIVING CONDITION	10
	11 BACK LIGHT SPECTRUM (REFERENCE)	
	12 IVO RECOMMENDED CELL PACKAGING	
	12 TEDMO DEFINITION	10

Document Title	C101NWTG-1 Product information		Page No.	3/18	
Document No.	C101NWTG-1	Issue date		Revision	01

1 Introduction


C101NWTG-1 is a Color Active Matrix Liquid Crystal Display composed of 4 Chip TN TFT LCD Cell. The format of screen is intended to support the WXGA(1024 (H) x 600(V)).

2 General Characteristics


Item		Specification	Unit	Remark
Active Area (W x H)		222.72(H) x 125.28(V)	mm	Single chip
Number of Dots (H x V)		1,024 (x3) x 600	dot	Single chip
Pixel Size (W x H)		0.2175(H)x0.2088(V)	mm	Single chip
Dimension (W x H x t)		245.72x 544.32x1.00	mm	Not include separator
Display Mode		Normally White (TN)		
View Direction		6 o'clock		
Temperature Range	Storage	-20 to 60	$^{\circ}$	
	Operating	0 to 50	\mathcal{C}	
Response Time		8(Typ.)	ms	With IVO requirement
Combined Datie		(500)		driving condition,
Contrast Ratio		(500)		Refer to 10
Viewing Angle	L/R/U/D	70/70/50/70 (Typ.)	deg.	CR≧10
				with IVO requirement
				driving condition,
	<u> </u>			Refer to 10
Chromaticity	NTSC Ratio	45% (Typ.)	%	
	White	0.313 ± 0.03 0.329 ± 0.03		M. 6
	R	TBD		With reference back light spectrum, see in
	G	TBD		11 (Cell with
	В	TBD		reference polarizer)
Panel Transmittance		(6.36)	%	
Color Filter Structure	<u> </u>	Stripe RGB		
Weight 4 Chip (1/10	Ocut)	(416.51)	g	without POL

1		-	<u> </u>		
	Document Title	C101NWTG-1 Prod	duct information	Page N	o. 4/18
	Document No.	C101NWTG-1	Issue date	Revisio	n 01

3 Outline size of Cell (single chip)



4 Cell Thickness (single chip)




Document Title	C101NWTG-1 Product information		Page No.	5/18	
Document No.	C101NWTG-1	Issue date		Revision	01


5 Polarizer Attachment Direction and Size (single chip)

5.1 Polarizer Attachment Direction

Polarizer on CF side



Polarizer on array side






Document Title	C101NWTG-1 Product i	nformation	Page No.	6/18
Document No.	C101NWTG-1	Issue date	Revision	01

5.2 View from Array film side

View from Array film side





TFT side polarizer absorption axis

CF side rubbing direction


TFT side rubbing direction





ĺ	Document Title	C101NWTG-1 Product information		Page No.	7/18	
	Document No.	C101NWTG-1	Issue date		Revision	01

6 1/10 substrate's size and cutting alignment mark6.1 1/10 Substrate's Size

Sub A: 543.82x258. 42









Cutting alignment Mark




Document Title	C101NWTG-1 Product information F		Page No.	8/18	
Document No.	C101NWTG-1	Issue date		Revision	01

6.2 Cutting Accuracy Mark












Cutting accuracy mark on TFT Cutting accuracy mark on CF




D	ocument Title	C101NWTG-1	Product information	Page	No. 9/1	8
D	ocument No.	C101NWTG-1	Issue date	Revisi	on ()1

6.3 Cell Light-On Test Pad Drawing (Shorting bar)

LCD Quicker Pad for Gate side mark for cell test




Cell testing pad dimension drawing





Document Title	C101NWTG-1 Product information		Page No.	10/18	
Document No.	C101NWTG-1	Issue date		Revision	01

6.4 Cell Light-On Test Waveform(Shorting bar)



Pattern:

Black: VData_1, VData_2 and VData_3 input same as Vsig: 8.6V/0.3V; Vcom is DC3.7V. Gray: VData_1, VData_2 and VData_3 input same as Vsig: 6V/2V; Vcom is DC3.55V.

White: VData_1, VData_2 and VData_3 input same as Vsig: 3.55V; Vcom is DC3.55V.

Yellow: VData_1 input same as Vcom 3.7V; VData_2 and VData_3 input same as Vsig:

8.6V/0.3V; Vcom is DC3.7V.

Fuchsine: VData_2 input same as Vcom 3.7V; VData_1 and VData_3 input same as Vsig:


8.6V/0.3V; Vcom is DC3.7V.

Cyan: VData_3 input same as Vcom 3.7V; VData_1 and VData_2 input same as Vsig:

8.6V/0.3V; Vcom is DC3.7V.


I	Document Title	C101NWTG-1 Product	information	Page No.	11/18
	Document No.	C101NWTG-1	Issue date	Revision	01

7 Gate COG Chip/Source FPC Bonding Pad Location




7 COG Dimension


7.1 X_COG



Document Title	C101NWTG-1 Product	information	Page No.	12/18
Document No.	C101NWTG-1	Issue date	Revision	01


7.2 Y_COG





Symbol	Dimensions (um)	Symbol	Dimensions (um)	Symbol	Dimensions (um)
A	32	B2	36	C2	403
A1	52	B3	25	C3	208
A2	90	B4	70	C4	22080
AЗ	70	B5	57	C5	785
A4	57	B6	80	C6	89
A 5	54	B7	20	L	23650(Max)
В	18	С	291	W	670(Max)
B1	85	C1	199		
				(sc	ribe-line included


7.3 X- FPC Pad




Document Title	C101NWTG-1 Produc	information	Page No.	13/18
Document No.	C101NWTG-1	Issue date	Revision	01

8 Cell Electrode Pin Assignment

8.1 From Source Data Side Pin Assignment



8.2 From Gate Side Pin Assignment.



<u>Array edge</u>


Document Title	C101NWTG-1 Product information		Page No.	14/18	
Document No.	C101NWTG-1	Issue date		Revision	01

8.3 FPC Pin-assignment X-/Y- Driver


No.	pin	No.	pin	No.	pin	No.	pin	No.	pin
1	VCOM	34	IFSEL	67	G1	100	V5	133	VDD
2	VCOM	35	MODE	68	G2	101	V4	134	VDD
3	VCOM	36	OPDRV	69	G3	102	V3	135	GND
4	NC	37	CABC_EN[1]	70	G4	103	V2	136	GND
5	NC	38	CABC_EN[0]	71	G5	104	V1	137	GND
6	REP0	39	VDD	72	G6	105	AGND	138	GND
7	REPI_2	40	VDD	73	G7	106	AGND	139	AVDD
8	S1	41	GND	74	DASHD	107	AGND	140	AVDD
9	VDDN	42	GND	75	VDD_LVDS	108	AGND	141	AVDD
10	VDDN	43	AVDD	76	VDD_LVDS	109	AVDD	142	AVDD
11	NC	44	AVDD	77	DASHD	110	AVDD	143	AGND
12	NC	45	AVDD	78	NINC	111	AVDD	144	AGND
13	NC	46	AGND	79	PINC	112	AVDD	145	AGND
14	NC	47	AGND	80	DASHD	113	GND	146	AGND
15	NC	48	AGND	81	NIND0	114	GND	147	S1536
16	AGND	49	V14	82	PIND0	115	GND	148	REPI_1
17	AGND	50	V13	83	DASHD	116	GND	149	VCOM
18	AGND	51	V12	84	NIND1	117	VDD	150	VCOM
19	AGND	52	V11	85	PIND1	118	VDD	151	VCOM
20	AVDD	53	V10	86	DASHD	119	VDD	152	XON
21	AVDD	54	V9	87	NIND2	120	VDD	153	XON
22	AVDD	55	V8	88	PIND2	121	SCL	154	VGH
23	AVDD	56	DASHD	89	DASHD	122	SDA	155	VGH
24	GND	57	R0	90	NIND3	123	CSB	156	VEE
25	GND	58	R1	91	PIND3	124	SEL1	157	VEE
26	VDD	59	R2	92	GND_LVDS	125	SEL0	158	VEE
27	VDD	60	R3	93	GND_LVDS	126	FRAME	159	NC
28	UPDN	61	R4	94	GND_LVDS	127	DITHER	160	VCC
29	SHLR	62	R5	95	DEN	128	DIMO	161	VCC
30	GRB	63	R6	96	HSD	129	PINCTL	162	NC
31	STBYB	64	R7	97	VSD	130	DIMI	163	GND
32	DCLKPOL	65	DASHD	98	V7	131	VDD	164	GND
33	BIST	66	GO	99	V6	132	VDD	165	GND

Document Title	C101NWTG-1 Product	information	Page No.	15/18
Document No.	C101NWTG-1	Issue date	Revision	01

V-T Curve 9.1 V-T Curve




9.2 CF Spectrum



※ Measured at ambient temperature 25°C, under IVO requirement Driving Condition (refer to see 10)

www.panelook.com




10 IVO Requirement Driving Condition

10.1 Timing Range

Category	Parameter	Unit	min	typ	max	
Timings	Frame rate	Hz	55	60	65	
Scanning Gate scanning method (single / double)			single			
Method	Inversion method		2V′	IH _		
	Capacitive load of a signal line	pF	55.36	81.32	107.58	
Line	Capacitive load of a gate line	pF	121.16	216.08	242.32	
Impedance	Resistance load of signal line	KOhm	3.25	4.15	7.85	
	Resistance load of gate line	KOhm	1.64	1.92	2.31	

10.2 2V1H



Document Title	C101NWTG-1 Produc	t information	•	Page No.	17/18
Document No.	C101NWTG-1	Issue date		Revision	01

No.	Item	MIN	TYP	MAX
1	Vcom voltage	2.2V	3.2V	4.2V
2	Vgl voltage	-9V	-8V	-7V
3	Vgh voltage	18V	19V	20V
4	Vdl voltage	0	0.2V	0.7V
5	Vdh voltage	7.2V	8.2V	9.2V
6	Gate line charging time(T1)		11us	
7	Data line pre-opening time(T2)		0	
8	Data line delay closing time(T3)		2.3us	
9	2Line=2*(T1+T2+T3)		26.6us	
10	Dummy gate line signal	Vgl	Vgl	Vgl

10.3 OLB Outline


	Source Driver	Gate Driver
Output Channels	1536	1200
Driver Amount	1	1
Component Type	COG	COG
OLB Side Lead Pitch	_	-

10.4 Driver Recommendation

	Source Driver	Gate Driver
Driver Supplier and Model No	Novatek-NT51008	Novatek-NT52003

	<u> </u>	`			
Document Title	C101NWTG-1 Product information		Page No.	18/18	
Document No.	C101NWTG-1	Issue date		Revision	01

11 Back light Spectrum (Reference)



12 IVO Recommended Cell Packaging

13 Terms Definition

OLB: Outer Lead Bonding

Transmittance: Cell transmittance at all white Driving Condition.